That is a special kind of examine cycle implicitly tackled to your interrupt controller, which returns an interrupt vector. The 32-bit address discipline is ignored. Just one possible implementation is to produce an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. Normally, you can resume common https://nathanlabsadvisory.com/sox/